Attorney Docket: ATML04US

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Honorable Commissioner of Patents and Trademarks Washington, D.C. 20231

Sir:

PRELIMINARY AMENDMENT A

Prior to the initial Office Action, amend the application as follows:

IN THE DRAWINGS:

Amend FIG. 3, as shown in red in the attached drawing.

IN THE SPECIFICATION:

```
Page 3, line 11, change "mostly" to --most--;

Page 6, line 8, delete "March 23, 1999-Xilinx Inc.";

line 22, change "cots" to --cost--;
```

LAW OFFICES

JAVID NEWMAN
CHARTERED

NTENNIAL SQUARE
P.O. BOX 2728
PLATA, MD 20646
(301) 934-6100

```
after "simulation" insert --, programmed
Page 11, line 13,
                    logic, --;
                    after "simulation" insert --, program
         line 14,
                    code, --:
        lines 15-17 delete the sentence starting with "The" and
                    ending with "FPGA device.";
         line 20,
                    change "excample" to --example--;
Page 12, line 3,
                    before "memory" insert --FPSLIC--;
         line 6,
                    delete "16K X";
         line 7,
                    delete "16 or";
         line 8,
                    after "were required" insert --for
                    instruction storage--;
         line 9,
                    delete "program";
                    delete "eight 4 kilobyte";
         line 10,
         line 12,
                    delete "eight four kilobyte, or";
                    after "hardware" insert -- (FPGA) --;
Page 13, line 7,
                    after "software" insert -- (micro-
         line 8,
                    controller) --;
Page 14, line 1,
                    change "32" to --36--;
                    delete "16K X 16 or";
Page 15, line 3,
                    after "kilobyte blocks" insert --, by way of
         line 6,
                          example--;
                    delete "eight four kilobyte, or";
         line 8,
                   change "A 30 MIPS" to -- The AVR--;
Page 16, line 4,
Page 17, line 18, after "hardware" insert --(logic)-- and
                     after "software" insert -- (program code) --;
```

LAW OFFICES
AVID NEWMAN
CHARTERED
ITENNIAL SQUARE
P.O. BOX 2728
PLATA, MD 20646
(301) 934-6100

```
line 25,
                   delete the entire line starting with "An
                   TA94K0";
Page 18, lines 1-7, delete lines 1-7 in their entirety;
Page 19, line 25, delete "achieve 30+ MIPS";
Page 20, line 1,
                   delete "throughput, allowing to";
         line 24,
                   at end of the line, insert --.-;
         line 25,
                   delete the entire line, starting with
                    "additional";
Page 21, line 1,
                   delete "in 1999.";
        lines 2-25, delete lines 2-25, effectively deleting the
                    entire page;
Page 22, lines 1-6 delete lines 1-6;
                    delete the entire paragraph starting at line
                    22 with "Design tools" through page 23, line
                    10;
Page 25, line 9,
                    change "7.0" to --tools--;
                   change "412" to --42--;
Page 29, line 8,
                   change "simulator port" to --simulation
         line 12,
                    post--;
       lines 13-14, change "simulator port" to --simulation
                    post--;
                    change "simulator port" to --simulation
         line 17,
                    post--; and
                   change "simulator port" to --simulation
Page 30, line 16,
                    post--.
```

LAW OFFICES

IVID NEWMAN

CHARTERED

TENNIAL SQUARE

O. BOX 2728

LATA, MD 20646

01) 934-6100

10 the state of th

20

5

IN THE CLAIMS:

1. (Once Amended) A method for <u>designing a field</u>

<u>programmable system level integrated circuit (FPSLIC)</u> [coverifying a hardware simulation of a field-programmable-gate array (FPGA) and a software simulation of the field-programmable-gate array], comprising the steps of:

simulating [in hardware a FPGA device] , pre-layout,
the field programmable system level integrated circuit using coverification software;

generating, [from] <u>a</u> [the] simulation [in hardware, a simulator -port] <u>post</u> layout <u>model of the implementation for coverification</u> of the <u>field programmable system level integrated</u> circuit [FPGA device];

simulating[, with an instruction-set simulator,]
program code; [in software the FPGA device;]

outputting register contents from the instruction-set software, [from the simulation in software] for the co-verification of the field programmable system level integrated circuit; [and

verifying contents from the simulator-port layout with the register contents]

creating a bit stream for a field programmable gate

array (FPGA) device part of the field programmable system level

integrated circuit;

creating a program code for a micro-controller part of the field programmable system level integrated circuit; and

LAW OFFICES
AVID NEWMAN
QHARTERED
TENNIAL SQUARE
P.O. BOX 2728
PLATA, MD 20646
301) 934-6100

creating, from the bit stream and the program code, in a program file, a combined-bit stream that has data for both the FPGA device and instruction code for a RISC micro-controller.

2. (Once Amended) The method as set forth in claim 1, further including the steps of:

outputting peripheral contents from [the] instructionset [simulator, from the simulation in] software; and
verifying contents from the [simulator-port]

simulation post layout with the peripheral contents.

3. (Once Amended) The method as set forth in claim 1, further including the steps of:

outputting UART contents from the instruction-set [simulator, from the simulation in software] <u>software</u>; and verifying contents from the [simulator-port] simulation post layout with the UART contents.

- 4. (Once Amended) A system for <u>designing a field</u>

 <u>programmable system level integrated circuit</u> [co-verifying a

 hardware simulation of a field-programmable-gate array (FPGA)

 and a software simulation of the field-programmable-gate array],

 comprising:
- a [hardware] <u>software</u> simulator for simulating, <u>pre-layout</u>, a field programmable system level integrated circuit <u>using co-verification software</u> [a FPGA device, with the hardware

10 Fig. 12 and the cond that the second that t

5

LAW OFFICES
AVID NEWMAN
CHARTERED
HTENNIAL SQUARE
P.O. BOX 2728
PLATA, MD 20646

301) 934-6100

instruction set software for outputting register

contents for the co-verification of the field programmable

system level integrated circuit;

[a software simulator for simulating the FPGA device, with software simulator having an instruction-set simulator for outputting register contents; and

verification software for verifying contents from the simulator-port layout with the register contents]

field programmable gate array (FPGA) software for creating a bit stream for an FPGA device part of the FPSLIC, and for creating a program code for the micro-controller part of the FPSLIC; and

said FPGA software for creating, from the bit stream and the program code a combined-bit stream that has data for both the FPGA device and the instruction code for a RISC microcontroller.

5. (Once Amended) The system as set forth in claim 4, with:

said instruction-set [simulator] software for
outputting peripheral contents; and

said verification software for verifying contents from the [simulator-port] <u>simulation post</u> layout with the peripheral contents.

6. (Once Amended) The system as set forth in claim 4, with:

said instruction-set simulator] <u>software for</u> outputting UART contents; and

said verification software for verifying contents from the [simulator-port] <u>simulation post</u> layout with the UART contents.

Add the following claims:

--7. A method for designing a field programmable system level integrated circuit (FPSLIC), comprising the steps of:

simulating, pre-layout, the field programmable system level integrated circuit using co-verification software;

generating, post layout, a simulation model of an implementation for co-verification of the field programmable system level integrated circuit;

simulating, with an instruction-set simulator, program code:

outputting register contents from the instruction-set simulator, for the co-verification of the field programmable system level integrated circuit;

creating a bit stream for a field programmable gate array (FPGA) device part of the field programmable system level integrated circuit; and

creating a program code for a micro-controller part of the field programmable system level integrated circuit.

LAW OFFICES
IVID NEWMAN
CHARTERED
TENNIAL SQUARE
2.0. BOX 2728
PLATA, MD 20646
301) 934-6100

1AW OFFICES
VID NEWMAN
CHARTERED
TENNIAL SQUARE
O. BOX 2728
LATA, MD 20646
01) 934-6100

8. The method as set forth in claim 7, further including the steps of:

outputting peripheral contents from instruction-set software; and

verifying contents from the simulation post layout with the peripheral contents.

9. The method as set forth in claim 7, further including the steps of:

outputting UART contents from the instruction-set software; and

verifying contents from the simulation post layout with the UART contents.

10. A system for designing a field programmable system level integrated circuit, comprising:

a software simulator for simulating, pre-layout, a field programmable system level integrated circuit using coverification software;

an instruction-set simulator for simulating program code and for outputting register contents for co-verification of the field programmable system level integrated circuit; and

field programmable gate array (FPGA) software for creating a bit stream for an FPGA device part of the FPLSIC, and for creating a program code for the micro-controller part of

the FPSLIC.

11. The system as set forth in claim 10, with:
said instruction-set simulator for outputting
peripheral contents; and

said verification software for verifying contents from the simulation post layout with the peripheral contents.

12. The system as set forth in claim 10, with:
said instruction-set simulator for outputting UART
contents: and

said verification software computer for verifying contents from the simulation post layout with the UART contents.

13. A system for designing a field programmable system level integrated circuit, comprising:

software means for simulating, pre-layout, a field programmable system level integrated circuit using coverification software;

instruction means for simulating program code and for outputting register contents for co-verification of the field programmable system level integrated circuit; and

field programmable gate array (FPGA) means for creating a bit stream for an FPGA device part of the FPSLIC, and for creating a program code for the micro-controller part of the FPSLIC.

LAW OFFICES
VID NEWMAN
CHARTERED
TENNIAL SQUARE
O. BOX 2728
PLATA, MD 20646
301) 934-6100

14. The system as set forth in claim 13, with:
said instruction means for outputting peripheral
contents; and

verification software for verifying contents from the simulation post layout with the peripheral contents.

15. The system as set forth in claim 13, with:
said instruction means for outputting UART contents;
and

verification software for verifying contents from the simulation post layout with the UART contents.

16. A system for designing a field programmable system level integrated circuit (FPSLIC), comprising:

software means for simulating, pre-layout, a field programmable system level integrated circuit using coverification software;

instruction set software for simulating program code and for outputting register contents for co-verification of the field programmable system level integrated circuit;

field programmable gate array (FPGA) means for creating a bit stream for an FPGA device part, and for creating a program code for the micro-controller part of the FPSLIC; and

said FPGA means for creating, from the bit stream and the program code, in a program file, a combined-bit stream that

LAW OFFICES
AVID NEWMAN
CHARTERED
TENNIAL SQUARE
P.O. BOX 2728
PLATA, MD 20646
301) 934-6100

has data for both the FPGA device and the instruction code for a RISC micro-controller.

The system as set forth in claim 16, with: said instruction-set software for outputting peripheral contents; and

software means for verifying contents from the simulation post layout with the peripheral contents.

The system as set forth in claim 16, with: said instruction-set software for outputting UART contents; and

said verification software for verifying contents from the simulation post layout with the UART contents.--

REMARKS

By this amendment, applicant amends claims 1-6, and adds claim 7-18. Claims 1-18 are pending in the application.

Respectfully submitted,

DAVID NEWMAN CHARTERED

Date:

February 12, 2001

David B. Néwman, gr

Registration No. 30,966

T:\ATML\ATML04US.PAM.wpd

LAW OFFICES AVID NEWMAN CHARTERED NTENNIAL SQUARE P.O. BOX 2728 PLATA, MD 20646 (301) 934-6100